A simple single channel analyser using standard + components is described. High temperature stability (0.002% / 0C) and resolution ( 100 pV 
Introduction
The development of inexpensive linear integrated circuits has made it worth the rethinking of the working principles of nuclear Rc, The single-channel analyser circuits
In Fig. 5 it is shown the actual circuit for the version of the single-channel analyser based on a DC level generator of the type of Fig. 1 . The other version, not shown, it is quite similar to this one apart from the features that distinguish the circuit of Fig. 2 from the one of Fig. 1 . The single-channel analyser circuit uses only NIM power supplies (+24V, 100mA; +12V, 100mA; -12V, 50 m A).
Current source I, (refer to Fig. 1 transistors and the 220k Q potentiometers are for offset adjustment . Since the 711's haven't got offset control, zero offset for the A1 -C1 and the A2 -C2 systems is achieved through the offset adjustment of the respective operational amplifier, using a method to be described in future work.
The logic circuitry is standard and based on a 7473 flip-flop and two single-shots fed by the output of C1 and built with two-input NAND gates (7400). The flip-flop, which is normally reset , is set by an input pulse exceeding the E + AE level and thus_the single--shot output is inhibited through the Q output, when the trailing edge of the pulse crosses the E level; for pulses between E and E + AE that output it is not inhibited and an output pulses arises. The second single-shot it is always triggered at the same time than the first one and, after a small delay introduced by an RC integrator between two inverters, the flip-flop is reseted.
The near zero level comparator, C0, is available for timing and can be used, in principle, for pile-up rejection logic circuitry.
Experimental results and discussion
The differential non-linearity was estimated at the DC level generators outputs, by measuring the variation of AE (using a floating input DVM) as a function of the base line voltage E. It was found to be less than 10 p V for channel widths of the order of 10-100 mV, and 20 p V for widths of around lmV, for both configurations of the single-channel analyser.
The integral linearity was measured by a method to be described in future work using an ORTEC 448 precision pulse generator and a ramp voltage. The difference between the DC level E and the pulse amplitude necessary to trigger the comparator was measured as a function of E. The integral non-linearity was found to be less than 0.01 % for the two configurations.
The trigger precision (resolution) for descrimination, which is defined as the half-width of the derivative of the function that gives the probability of triggering the discriminator (comparator output) as a function of the input pulse amplitude, is 100 p V.
The temperature coefficients of the DC level generators measured at the points E and E + AE (Fig. 5) was measured to be better than 0.0015 and 0.003 % / 0C, respectively, for the temperature range of 25 to 80 0C.
These experimental results show that the two versions of single-channel analysers have very similar performances. They allow precision,single channel pulse amplitude measurements.
